A Very Compact AES-SPIHT Selective Encryption Computer Architecture Design with Improved S-Box

Figure 9

The complete schematic circuit for the forward SubBytes with a total gate count of 238.