Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA

Figure 1

FPGA implementation.