Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA

Figure 6

4th degree Chi-square power distribution Swerling model.