Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 11

Chip micrograph [14].