Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 12

Measured output spectra: (a) with digital path disabled and (b) with digital path enabled.

(a)

(b)