Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 13

Measured output spectra: (a) with FIR disabled and (b) with FIR enabled.

(a)

(b)