Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 14

SDPLL with two-point modulation for RF transmitter systems.