Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 15

SDPLL layout in 65 nm CMOS (active area: 0.52 mm²).