Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 2

ADPLL with linear TDC [1].

(a)

(b)