Semidigital PLL Design for Low-Cost Low-Power Clock Generation

Figure 7

Architecture comparison.