Research Article

New Low-Power Tristate Circuits in Positive Feedback Source-Coupled Logic

Table 1

CMOS Tristate gates.

Gate (ns) Power dissipation ( W) Power delay product (fJ)

Inverter0.06516.21.053
NAND0.07816.21.2636
NOR0.08716.21.4094