VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

Figure 1

Globally asynchronous locally synchronous (GALS) architecture.