VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

<table>TG-Alg ASIC <svg height="14.85" id="M188" style="vertical-align:-2.22495pt" version="1.1" viewbox="0 0 27.0875 14.85" width="27.0875" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,12.012)"><path d="M535 230h-212v-233h-58v233h-213v50h213v210h58v-210h212v-50z" id="x2B"></path></g><g transform="matrix(.017,-0,0,-.017,10.041,12.012)"><path d="M368 703l-264 -866h-60l265 866h59z" id="x2F"></path></g><g transform="matrix(.017,-0,0,-.017,17.044,12.012)"><path d="M535 230h-483v50h483v-50z" id="x2212"></path></g>
</svg> Counter Module.</table>

Journal of Electrical and Computer Engineering

fig10

Figure 10

Figure 10: VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation 