VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

Figure 13

DARTS cluster’s mean clock frequency core voltage dependence.

(a)

(b)