Journal of Electrical and Computer Engineering

Research Article

VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

Figure 16

Frequency and voltage trace showing power supply variations.
936712.fig.0016