VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

<table>Interconnected ring oscillator architectures.</table>

Journal of Electrical and Computer Engineering

Figure 2: VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation 