Journal of Electrical and Computer Engineering

Research Article

VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

Figure 6

Tick generation architecture handling relative tick numbers.
936712.fig.006