Journal of Electrical and Computer Engineering

Research Article

VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

Figure 7

TG-Alg ASIC design architecture.
936712.fig.007