Research Article

VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation

Figure 9

Elastic pipeline design.
936712.fig.009