480 MHz 10-tap Clock Generator Using Edge-Combiner DLL for USB 2.0 Applications

Figure 30

Postlayout simulation result of VCDL output signals from DLL3 settling operation. The simulation condition is tt/1.2 V/25°C.