Memory Map: A Multiprocessor Cache Simulator

Figure 4

(a) SPM and (b) L2 cache miss rate, replacement rate and, writeback rate.

(a)

(b)