- About this Journal ·
- Abstracting and Indexing ·
- Aims and Scope ·
- Annual Issues ·
- Article Processing Charges ·
- Articles in Press ·
- Author Guidelines ·
- Bibliographic Information ·
- Citations to this Journal ·
- Contact Information ·
- Editorial Board ·
- Editorial Workflow ·
- Free eTOC Alerts ·
- Publication Ethics ·
- Reviewers Acknowledgment ·
- Submit a Manuscript ·
- Subscription Information ·
- Table of Contents
Journal of Electrical and Computer Engineering
Volume 2012 (2012), Article ID 452402, 9 pages
Improved Maximum Likelihood S-FSK Receiver for PLC Modem in AMR
GRESCOM Research Laboratory, SUPCOM, University of Carthage, City of Communications Technologies, 2083 El Ghazala Ariana Tunis, Tunisia
Received 3 August 2012; Accepted 26 October 2012
Academic Editor: Justinian Anatory
Copyright © 2012 Mohamed Chaker Bali and Chiheb Rebai. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
This paper deals with an optimized software implementation of a narrowband power line modem. The modem is a node in automatic meter reading (AMR) system compliant to IEC 61334-5-1 profile and operates in the CENELEC-A band. Because of the hostile communication environments of power line channel, a new design approach is carried out for an S-FSK demodulator capable of providing lower bit error rate (BER) than standard specifications. The best compromise between efficiency and architecture complexity is investigated in this paper. Some implementation results are presented to show that a communication throughput of 9.6 kbps is reachable with the designed S-FSK modem.
International concerns about natural environment preservation have been increasingly serious during the last decades. In fact, one of the most ecologically influencing factors is energy. Besides, energy consumption rise was unexpectedly important and quick, neglecting efficiency and ecological considerations. These facts have pushed several countries to try to change their energy consumption policies.
The widest idea behind operating energy efficiently is called SmartGrid. This concept, as its name suggests, involves integrating intelligence into the whole power grid; generation, transmission, distribution, and management are concerned. The goal is to increase power generation, transmission, distribution, and usage efficiency by reducing power waste, favoring renewable energies, and sensitizing consumers about their actual consumption .
This big concept was only expressed lately after arise of more specific and actually applicable ideas. The first is automatic meter reading (AMR), enabling automated remote meter reading. Later were introduced automatic meter infrastructure (AMI) and automatic meter Management (AMM), which are two expansions providing more consumer- and management-oriented services.
Despite its obvious advantages, AMR have not been yet rolled out significantly. Actually, a major broad deployment inconvenient of smart meters was the lack of reliability on hostile communication environments of power line channel. In fact, early implementations of PLC modems were basic on ordinary amplitude shift keying (ASK) or frequency shift keying (FSK) techniques.
In this paper, we investigate the importance of spread frequency shift keying (S-FSK) modulation scheme to make transmissions robust against narrowband noise and attenuation in such hostile channel. Hence, an intelligent power line communication (PLC) modem solution for automatic meter reading using International Electrotechnical Commission (IEC) S-FSK profile is simulated and implemented using digital signal processor (DSP) .
The paper is organized as follows. In Section 2 we will start by presenting PLC-based automatic meter reading solution. The chosen S-FSK profile is briefly introduced. A description of the proposed S-FSK receiver is presented in Section 3. In Section 4 we focus on implementation of S-FSK modulation scheme using DSP architecture. The efficiency of the proposed design was illustrated by some implementation results that show the performances of the realized PLC Modem. Finally some conclusions are outlined in Section 5.
2. PLC Modems for AMR
The evolution of meter reading has been outstanding during the last decades. Several power suppliers, distributers jointly with their technological partners, have tried several novel approaches in order to automate meter reading.
The evolution from traditional manual meter reading to actual and future intelligent infrastructures passing through e-meters, semiautomatic meter reading, and fully automated meter reading gave these actors a great experience in this ever-evolving field.
Despite the abundance of the available technologies, power line communication has been agreed to be the best fit for last-mile meter reading and meter management communication. In fact, this technology has one of the lowest costs and is easily set up. Moreover, the technology is now considered as sufficiently ripe to be widely deployed.
PLC, as a technology, is very wide. A myriad of techniques are available using different modulation techniques and different protocols. From another side, the regulation is still under work. Nevertheless, some profiles have already been standardized and are being adopted by the market. The IEC S-FSK profile, for example, is actually one of the most used for AMR because it proved its simplicity and maturity.
In this section, we will briefly introduce automatic meter reading concepts, then present PLC from both technical and technological sides, and finally give a short survey on S-FSK PLC modems.
2.1. Automatic Meter Reading
Automatic meter reading is a technique used to collect data from electricity, gas, water, or other utility meters. Unlike manual meter reading, automatic meter reading relies on communication technologies to collect users’ consumption. Meters send data automatically through a communication network to the management system. Collected data can be then transferred to a central database to be analyzed and used for billing. This means that billing can be based on actual consumption rather than on an estimate based on previous consumption statistics, giving customers better control of their usage of electric energy, gas, or water. From the other side, predicting energy usage remains a key advantage for energy distributors. With AMR, distributors can get accurate information of consumption profile of each consumer and monitor the network in order to prevent or capture defects.
The advantages of AMR are several and obvious:(i)increasing meter reading and billing accuracy and security;(ii)permitting a flexible tariff changing;(iii)giving user the control over its consumption;(iv)enabling a better grid monitoring and load management;(v)remote power disconnection and reconnection.
Automatic meter reading system is summarized by Figure 1. Meters’ data are collected using one of the available ways of communication into a database. This database is then accessible for analysis and management purposes in the information system center. A subset of these data can also be accessed by customers using dedicated services.
Several automatic meter reading technologies can be used depending on grid topology. Most important ones are as follows(i)handheld, walk-by, and drive-by AMR;(ii)public switched telephone network-based AMR;(iii)wireless communication-based AMR;(iv)power line communication-based AMR.
2.2. Power Line Communication-Based AMR
Power line communication consists of the use of the power lines as a physical communication medium. PLC has been used for data transfer for both indoor and outdoor networks. Anyhow, the profile of these applications is different.
Concerning PLC use for AMR and outdoor communication, PLC is the most approved technology by electricity distributors. In fact, electric network is already well expanded and offers a great coverage. Thus, no additional wireless or wired communication medium needs to be used and deployment costs are then cut.
The main idea behind PLC is the use of the power line to carry radio frequency signals. Actually, a low power modulated signal containing information is added to the electric signal. Data then propagates over the electric network and is detected by remote stations.
Several modulation techniques can be used to transport data over power lines. But most of them are based on frequency modulation. Actually, data is converted to a higher frequency signal which is superimposed to the 50 Hz/60 Hz electrical signal. The signal is then repeatedly transmitted over the network until it reaches the destination node.
Several PLC communication profiles have been proposed and each profile is essentially based on the modulation scheme chosen.
Two different modulation scheme classes can be distinguished:(i)single-carrier modulations;(ii)multicarrier modulations.
The first technique is the simpler one. It uses a narrow frequency band for data transfer. Examples of these modulation schemes are FSK, S-FSK, and continuous phase frequency shift keying (CPFSK). These modulation schemes are often chosen for their maturity and implementation simplicity. Though, they do not offer great data transfer rates. Actually, data rates generally range from 300 bps to 2.4 kbps . Narrowband PLC has been receiving widespread attention due to its applications in the SmartGrid.
The second uses multiple adjacent carriers in order to transfer data. Usually orthogonal frequency division multiplexing (OFDM) or a derived modulation scheme is used. These modulation schemes are applied in order to increase raw data throughput and/or to cope with harsh channel conditions. Broadband PLC is seen as an exciting and effective technology for multimedia distribution within homes.
In either case, AMR PLC technique must handle poor channel quality. In fact, outdoor power lines are exposed to several noise sources. Furthermore, power lines present highly varying impedance due to topology changes and high attenuation. Hence, power line channel quality is considered as time, space, and frequency dependent .
In order to overcome these impairments, high performance processing is unavoidable. This includes channel estimation and equalization, strong forward error correction algorithms, and signal repetition.
In addition to noise and channel quality difficulties, PLC-based AMR has two other main challenges. The first is that unlike usual communication techniques where transfer speed is the most significant criteria, cost and reliability are the most important factors in AMR. The second is the existence of a lot and very different protocols and standards, their specific underlying problems, and interoperability issues.
2.3. PLC Modem Based on S-FSK Profile
The communication profile described by the IEC 61334-5-1 standard is based on the S-FSK modulation technique.
S-FSK is a modulation and demodulation technique which combines some of the advantages of a classical spread spectrum system (e.g., immunity against narrowband interferers) with the advantages of a classical FSK system (low-complexity, well-investigated implementations).
As the classical FSK, S-FSK uses two frequencies to transmit binary information at each bit time. By spreading the two used frequencies, S-FSK makes these two channels independent. This characteristic is then used by the demodulator and ensures a better reception quality than FSK. In fact, if signal qualities of the two channels are close, the demodulator makes the decision by comparing the signal on both channels. Otherwise, demodulation is based only on the channel having a better reception quality. Channel quality estimation is calculated using a predefined preamble preceding transmitted data.
Synchronization in this profile is based on zero crossing detection of electric signal. Therefore, the transmission and reception must start on the main zero cross. Due to the phase shift between 50 Hz and the carrier, the zero cross signal may provide incorrect timing of the bit-wise synchronization. To recover this delay the bit synchronization adjustment method is implemented in the modem software. This algorithm based on correlation method can move bit border during reception.
Time is divided into system wide synchronized time slots, and physical frames are only transmitted with the beginning of timeslots.
Timeslot synchronization is achieved using detection of any frame’s preamble and delimiter as described in Figure 2. After physical synchronization, each station must keep track of slot indicator using an internal clock.
As described earlier, communication between meters and management system is done through a special node called access node usually placed at the medium/low voltage (MV/LV) transformer stations. Access nodes are specific nodes that manage the communication on a specific meter network.
This profile uses a master/slave communication paradigm based on polling mechanism. In fact, meters can only respond to queries made by master station. This method combined with slotted time simplifies considerably medium access control.
The modem that we propose in this paper is an AMR PLC modem using IEC61334-5-1 compliant profile and operates in the CENELEC—A band . It is based on three main stages as described in Figure 3; DSP processor, mixed front end, and a coupling interface:(i)digital stage including DSP processor and external memories. DSP processor provides flexible software implementation and easily upgrade to new software version or merging standards; (ii)mixed front end based on digital to analog converter (DAC) and line driver for transmitter section, analog to digital converter (ADC) and variable gain amplifier (VGA) for receiver section, and external band-pass filter (BPF);(iii)coupling interface makes connection between the mixed front end and the power lines. It provides protection from high voltage and peak voltage/current, attenuation of 50/60 Hz signal, impedance matching to the mains for both transmitter and receiver paths, and nonisolated power supply.
The use of a DSP permits a greater control over the signal processing stage and a greater flexibility of the implemented S-FSK modem.
3. S-FSK Modulation Technique
This section details S-FSK modulation principle and gives theory and simulations of suboptimum receiver.
3.1. The S-FSK Principle
S-FSK modulation consists of a binary FSK modulation in which the frequency deviation is large enough to generate a spectrum with two separate lobes. For this reason, the concept of dual channel is introduced: channel 0 refers to the signal placed around a frequency and channel 1 refers to the signal placed around a frequency , with [6, 7].
The symbols to be transmitted are generated with a rate , where is the symbol period, and belong to the alphabet . Therefore, binary hypotheses and can be associated with 0 and 1 being transmitted, respectively.
A digital signal waveform with binary signaling consists of two kinds of signals and for , is a positive integer: where is a real constant.
A frequency selective channel with an additive nonwhite Gaussian noise is considered; however, the channel gain and the noise power spectral density are assumed to be flat around the frequency . Therefore, at the receiver input, the signal-to-noise ratio (SNR) for the channel is The completely characterize the quality of the received signal. Moreover, another characterization of the quality of the received S-FSK signal may be made through the unbalancing factor and the average signal-to-noise ratio . This last term is defined as the ratio of the signal energy and the average noise power densities. These parameters are related to (2) as follows:
3.2. The Maximum Likelihood S-FSK Receiver
In practical channels, the received signal phase is very difficult or even impossible to track. Thus, the detection process may have to disregard the phase information to avoid complex circuits, at some expense of performance degradation. This is called noncoherent detection [8, 9].
Using the channel model early presented the received signal under hypotheses and is where is the signal with an unknown phase and is the white Gaussian noise with zero mean and a noise power spectral density , with .
The unknown phase is random with a power density function . We assume that is uniformly distributed on , that is,
The correlation receiver correlates the input signal with a stored replica of the signal . The outputs are necessary to discriminate whether +1 or −1 has been transmitted.
The modulus of the envelop detectors’ outputs may be modeled as follows for two orthogonal S-FSK signals: where is an additive circularly Gaussian noise with zero mean and variance , with .
Under the assumption that the noise is Gaussian, the sampled outputs of the envelope detectors and are Rician or Rayleigh distributed depending on which of the two signals and is transmitted.
Under hypothesis , the probability density function of the amplitude of the signal with is
Under hypothesis , the probability density function of the amplitude of the signal with is where and . is the modified Bessel function of the first kind of order 0.
Assuming the symbols to be transmitted with the same probability and to deal with independent noises and (typical in the S-FSK modulation), the maximum likelihood (ML) decision turns out to be the optimum decision rule .
In particular, the decision rule uses the following decision values:
The decision rule is to compare likelihood functions and choose the largest:
3.3. Improved ML S-FSK Receiver
In order to describe the receiver, the log-likelihood ratio of the signal is introduced:
Logarithm and Bessel function are approached using approximating function. Let be a piecewise linear approximation of the composed function defined as
The approximation is defined over intervals . and are calculated by imposing to be equal to on the boundary of each interval that defines the piecewise approximation:
The proposed receiver decides accordingly to (10) on the following decision values:
Assuming to have knowledge of the first symbols creating the Preamble (alternative 1 and 0 symbols), the channel and noise parameters may be estimated using the signals (6) as follows:
3.4. Simulations’ Results
The performance of different receiver is compared through communication schema implementation using Matlab. A packet-based transmission has been adopted, with preamble length equal to 32 and a payload of 304 random bits. The following curves are averaged over 1000 packets.
From the previous figures, the FSK receiver loses in performance with the increasing of the unbalancing factor; however, the ML S-FSK receiver presents relevant improvement on balanced channels. For bit error rate equal to 10−4, more than 6 dB gain at .
For this approximation guarantees a mean square error lower than 10−3, which is adequate to obtain negligible loss of performance between the ideal ML S-FSK receiver and the improved ML S-FSK receiver.
4. DSP Implementation Methodology
Priority in design was given to modularity, simplicity, low cost, and reliability. A 32-bit-fixed point general purpose DSP architecture is considered to optimize the software implementation of the S-FSK receiver. The DSP-based digital part communicates, through serial port in full duplex, with the host device. At the other end, DSP communicates, in half-duplex, through power line via a mixed front end coupling interface.
The DSP programming structure was defined to handle in real-time transmitting or receiving S-FSK signal.
The S-FSK base-band modem is obtained by the implementation of an S-FSK modulator at the transmitter side and an improved ML receiver at the receiver one.
4.1. Modulator Implementation
The transmitter is composed by three stages:(i)a numeric stage involving a DSP that performs frequency synthesizing with a direct digital synthesizer (DDS);(ii)a digital to analog convertor (DAC) capable to generate a linear signal up to its full scale output;(iii)line driver delivering amplified signal.
As described in Figure 7, DDS is based on storing the samples of a sinusoidal signal in a look-up table (LUT) and to read it by a specified integer step index which determines the phase increment, in order to generate the desired frequency which is related to the step index , the sampling frequency and the LUT length by the following relation:
It is important to minimize the LUT size since the implementation will be done in an embedded processor where the resources especially the memory size are limited. The sampling frequency is chosen as multiple of the data rate , thus the number of samples in a bit period is an integer.
Once the appropriate sine samples are read they serve as input for the DAC. The generated signal by the DAC pin is amplified by the line driver.
The S-FSK modulator generates signal in the CENELEC band from 3 kHz to 95 kHz responding to the following specifications:(i)frequency bandwidth kHz and multiple of bit rate ;(ii)programmable bit rate ;(iii)frequencies and are multiple of .The sampling frequency is fixed at 3.125 MHz and the samples’ number is set to 320 samples to optimize the error performance at the demodulator side. Therefore, the data rate is equal to 9.6 kbps.
The step index is an integer; therefore, the resolution frequency is found by setting Resolution frequency is set to 4.8 kHz to respect orthogonality constraint between two frequencies and .
The minimum LUT lengths that satisfy the conditions already cited and the generation of the frequencies and with zero error are 656.
In Table 1, we present the possible choice of orthogonal frequency and in the case of S-FSK demodulator at baud rate 9.6 kbps.
4.2. Improved ML Receiver Implementation
Coherent FSK signals can be noncoherently demodulated to avoid the carrier recovery. The improved ML demodulator is a quadrature receiver capable of detecting signals with unknown phases.
It can be implemented with four correlators as shown in Figure 8, where the four reference signals are , , , and . We will use the same DDS module as the modulator one to generate those reference signals.
The signal consists of an in-phase component and a quadrature component. Thus, the signal is partially correlated with and partially correlated with . Therefore, we use two correlators to collect the signal energy in these two parts.
The first outputs are used to estimate channel parameters. Then, we apply probability function (15) to correlator output using estimated channel parameters and function. The function is a piecewise linear approximated and stored in data memory.
All samples of received bits are processed according to Figure 8. The main constraint in the receiver is to tune the sampling frequency of ADC so as to have
Different configurations are possible; we have to choose the one that maximizes . In this case is equal to 2 and the ADC sampling frequency becomes equal to 1.565 MHz.
Thus, samples’ count during bit time is 160 samples. The number of samples per symbol period must be multiple of 8 for direct memory access (DMA) use that offer transfer facility and rapidity.
4.3. Implementation Results
The DSP processor BF506F, sited to an evaluation board [11, 12], operates with frequency up to 400 MIPS with 32 Kbytes of L1 memory associated to instructions (L1_code), 32 Kbytes for data (L1_data) accessed at full processor speed, and 32 Mbytes of external flash memory.
To evaluate the complexity of the S-FSK modem software, it is important to determine the consumed cycles and the consumed data memory space .
We have used the data memory to store the LUT table that contains 656 samples encoded on 16 bits.
function is stored also on data memory space. function is defiened over 8 intervals and the affinity coefficients are encoded on 16 and 32 bits.
The cycles’ consumption is limited by the available number of cycles per sample that is governed by the DSP speed which is 400 MIPS.
The DDS algorithm consumes only 2 cycles per sample, one cycle for memory access to read the sample from the LUT, and one cycle for incrementing the reading index. The transfer of DDS samples to DAC convertor requires 10 cycles per sample.
At the receiving site, the demodulator invokes 4 correlators. At each correlator, one sample is treated on 4 cycles to read, multiply, accumulate, and update index.
Finally, we apply function on correlators’ output at the end of symbol reception.
The cycle’s consumptions per sample of these different modules are presented in Table 2. It is important to report that additional modules are implemented to ensure synchronization, build packets, and handling different events.
The cycle’s consumption of the S-FSK modem software composed of the modulator, demodulator, and PHY layer functionalities according to IEC 61334-5-1 is lower than the available cycles per symbol period .
By considering the DSP implementation, we measured an average cycles consumption of 9076 cycles during transmission (21.78% of available cycles) and 9232 cycles during reception (22.15% of available cycles).
Memory consumption is 10.25% for data memory and 45.17% for code memory.
The physical layer is designed and implemented. The remaining available cycles and memory will be used to build upper layers: MAC layer and Application layer.
In this paper, we have described the design and optimized DSP implementation of an S-FSK profile for a PLC node in an AMR system. To overcome power line channel condition, an improved ML S-FSK receiver is used. Improved receiver presents close error performance to the ideal ML S-FSK receiver but has simplifier architecture.
Analysis of new receiver reveals excellent results in terms of memory occupations, required cycles, and BER performances.
Data rate of 9.6 kbps is easily provided with flexibility and programmability to change receiver parameters.
This work was supported by the Embedded Systems Technology (EBSYS) SmartGrid Division and GRESCOM Research Laboratory of Higher School of Communication of Tunis.
- H. C. Ferreira, L. Lampe, J. Newbury, and T. G. Swart, Power Line Communications—Theory and Applications for Narrowband and Broadband Communications over Power Lines, Wiley, 2010.
- IEC 61334-5-1, 2.0 b: Distribution automation using distribution line carrier systems—part 5-1: Lower layer profiles—the spread frequency shift keying (S-FSK) profile, 2001.
- A. Lotito, R. Fiorelli, D. Arrigo, and R. Cappelletti, “A complete narrow-band power line communication node for AMR,” in Proceedings of the IEEE International Symposium on Power Line Communications and Its Applications (ISPLC '07), pp. 161–166, March 2007.
- D. Cooper and T. Jeans, “Narrowband, low data rate communications on the low-voltage mains in the CENELEC frequencies—part I: noise and attenuation,” IEEE Transactions on Power Delivery, vol. 17, no. 3, pp. 718–723, 2002.
- CENELEC EN 50065-1:2001.Signaling on low-voltage electrical installations in the frequency range from 3 kHz to 148.5 kHz—part I: General requirements, frequency bands and electromagnetic disturbances.
- T. Schaub, “Spread frequency shift keying,” IEEE Transactions on Communications, vol. 42, no. 2, pp. 1056–1064, 1994.
- T. Schaub and B. Steinle, “Minimax noncoherent detection of BFSK signals in nonwhite gaussian noise,” IEEE Transactions on Communications, vol. 34, no. 9, pp. 955–958, 1986.
- B. Sklar, Digital Communications: Fundamentals and Applications, Prentice Hall, 2001.
- F. Xiong, Digital Modulation Techniques, Artech House, London, UK, 2000.
- D. Veronesi, L. Guerrieri, and P. Bisaglia, “Improved spread frequency shift keying receiver,” in Proceedings of the 14th Annual International Symposium on Power Line Communications and its Applications (ISPLC '10), pp. 166–171, March 2010.
- ADSP-BF50x Blackfin Processor Hardware Reference. Rev 1.0, Analog Devices, 2010.
-  ADSP-BF506F EZ-KIT Lite Evaluation System Manual. Rev 1.0, Analog Devices, 2009.
- H. Hajji and A. Ghazel, “Design and implementation of a correlation-based DSP software for narrowband power line communication receiver,” in Proceedings of the 13th IEEE International Conference on Electronics, Circuits and Systems (ICECS '06), pp. 114–118, December 2006.