Hardware and Software Synthesis of Heterogeneous Systems from Dataflow Programs

<table class="table-group" width="800px"><tr class="fig-image" id="a"><td><img alt="484962.fig.0013a" src="https://static.hindawi.com/articles/jece/volume-2012/484962/figures/484962.fig.0013a.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(a) </b>MPEG-4 SP decoder</td></tr></table></td></tr><tr class="fig-image" id="b"><td><img alt="484962.fig.0013b" src="https://static.hindawi.com/articles/jece/volume-2012/484962/figures/484962.fig.0013b.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(b) </b>Host + FPGA platforms partitioning</td></tr></table></td></tr><tr class="fig-image" id="c"><td><img alt="484962.fig.0013c" src="https://static.hindawi.com/articles/jece/volume-2012/484962/figures/484962.fig.0013c.jpg"/></td></tr><tr class="fig-caption"><td align="center"><table><tr><td><b>(c) </b>Host + P2020 platform partitioning</td></tr></table></td></tr></table>

<table>Description of the JPEG codec and the partitioning for the platforms.</table>

Journal of Electrical and Computer Engineering

fig13

Figure 13

Figure 13: Hardware and Software Synthesis of Heterogeneous Systems from Dataflow Programs 