Research Article

A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands

Figure 2

Buffer sizing design approach.
537286.fig.002