A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands

Figure 3

Timing diagram of two different buffer configurations. ST—switch traversal delay, L—link latency, C—credit latency.

(a) With 3 buffers

(b) With 2 Buffers