A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands

Figure 5

Placed closer to the slow clock domain.