Research Article

A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands

Figure 8

Latency versus buffering.
537286.fig.008