Research Article

An Optimization Mechanism Intended for Static Power Reduction Using Dual- 𝑉 t h Technique

Figure 1

Circuit with two types of gates.
561580.fig.001