Research Article

An Optimization Mechanism Intended for Static Power Reduction Using Dual- 𝑉 t h Technique

Figure 8

Hypothetical circuit with HVT and LVT cells for exemplification.
561580.fig.008