Selectively Fortifying Reconfigurable Computing Device to Achieve Higher Error Resilience

Figure 7

Block diagram of an integer motion estimator design with a macroblock parallel architecture and sixteen 2D PE arrays [23].