VLSI Architectures for Sliding-Window-Based Space-Time Turbo Trellis Code Decoders

<table>DFG for single-flow structures of (SFS, <svg height="10.475" id="M224" style="vertical-align:-0.0pt" version="1.1" viewbox="0 0 11.4125 10.475" width="11.4125" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,10.475)">
<g transform="translate(72,-63.62)">
<text transform="matrix(1,0,0,-1,-71.95,63.67)">
<tspan style="font-size: 12.50px; " x="0" y="0">Π</tspan>
</text>
</g>
</g>
</svg> = 0, <svg height="7.0124998" id="M225" style="vertical-align:-0.16302pt" version="1.1" viewbox="0 0 9.625 7.0124998" width="9.625" xmlns="http://www.w3.org/2000/svg">
<g transform="matrix(1.25,0,0,-1.25,0,7.0125)">
<g transform="translate(72,-66.39)">
<text transform="matrix(1,0,0,-1,-71.95,66.6)">
<tspan style="font-size: 12.50px; " x="0" y="0">𝜋</tspan>
</text>
</g>
</g>
</svg> = 1).</table>

Journal of Electrical and Computer Engineering

fig7

Figure 7

Figure 7: VLSI Architectures for Sliding-Window-Based Space-Time Turbo Trellis Code Decoders 