Journals
Publish with us
Publishing partnerships
About us
Blog
Journal of Electrical and Computer Engineering
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
Journal of Electrical and Computer Engineering
/
2012
/
Article
/
Fig 8
/
Research Article
High-Level Synthesis: Productivity, Performance, and Software Constraints
Figure 8
Resource use (left
𝑦
-axis) and speedup (right
𝑦
-axis) for each ISE synthesizable software version. Directive denotes the pipelining and loop optimization step.