Research Article

High-Level Synthesis: Productivity, Performance, and Software Constraints

Figure 8

Resource use (left 𝑦 -axis) and speedup (right 𝑦 -axis) for each ISE synthesizable software version. Directive denotes the pipelining and loop optimization step.
649057.fig.008