Journal Menu
- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
Journal of Electrical and Computer Engineering
Volume 2012 (2012), Article ID 691864, 24 pages
doi:10.1155/2012/691864
Research Article
Task-Level Data Model for Hardware Synthesis Based on Concurrent Collections
Computer Science Department, University of California, Los Angeles, Los Angeles, CA 90095, USA
Received 17 October 2011; Revised 30 December 2011; Accepted 11 January 2012
Academic Editor: Yuan Xie
Copyright © 2012 Jason Cong et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
How to Cite this Article
Jason Cong, Karthik Gururaj, Peng Zhang, and Yi Zou, “Task-Level Data Model for Hardware Synthesis Based on Concurrent Collections,” Journal of Electrical and Computer Engineering, vol. 2012, Article ID 691864, 24 pages, 2012. doi:10.1155/2012/691864