Task-Level Data Model for Hardware Synthesis Based on Concurrent Collections

Figure 1

Hierarchical FSMs.

(a)

(b)