Journals
Publish with us
Publishing partnerships
About us
Blog

Journal of Electrical and Computer Engineering

For authors For reviewers For editors Table of Contents

Journal of Electrical and Computer Engineering/
2012/
Article/
Fig 2 /

Research Article

Task-Level Data Model for Hardware Synthesis Based on Concurrent Collections

Figure 2

Parallel FSMs.

691864.fig.002a

(a)

691864.fig.002b

(b)

About Us
Contact us
Partnerships
Blog

Journals
Article Processing Charges
Print editions

Authors
Editors
Reviewers
Partnerships

Hindawi XML Corpus
Open Archives Initiative
Fraud prevention

Follow us:

Terms of Service

Responsible Disclosure Policy

Modern slavery statement

Cookie Preferences