Task-Level Data Model for Hardware Synthesis Based on Concurrent Collections
Figure 7
(a) Initial access order of t0 writes. (b) Initial access order of t1 reads. (c) Optimized access order of t0 writes. (d) Optimized task instance scheduling for buffer reduction.
