Self-Calibrated Energy-Efficient and Reliable Channels for On-Chip Interconnection Networks

Figure 10

The block diagrams of self-calibrated voltage scaling technique with crosstalk-aware test error detection stage and run-time error detection stage.