Figure 1:
A target processor system model.
