A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip

Figure 12

Architecture of the loopback block.