Journal of Electrical and Computer Engineering

Research Article

A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip

Figure 6

Case study of error detections: a dynamic bypass (a) and a routing fault (b).
843239.fig.006a
(a)
843239.fig.006b
(b)