Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration

Figure 10

Closed-loop phase noise and RMS jitter measurement at 1.244 GHz output (F_VCO=4.976 GHz); RJ=538 fs_rms (1 kHz to 40 MHz).