Journals
Publish with us
Publishing partnerships
About us
Blog
Journal of Electrical and Computer Engineering
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
Journal of Electrical and Computer Engineering
/
2013
/
Article
/
Fig 5
/
Research Article
Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration
Figure 5
Closed-loop AC model of a charge pump-based PLL.