Research Article

Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration

Figure 5

Closed-loop AC model of a charge pump-based PLL.
364982.fig.005