Research Article

Low-Jitter 0.1-to-5.8 GHz Clock Synthesizer for Area-Efficient Per-Port Integration

Figure 8

Physical view of the single-chip multirate/multiprotocol PHY system-on-chip device.
364982.fig.008