Ultra-Low Leakage Arithmetic Circuits Using Symmetric and Asymmetric FinFETs

<table>Impact of voltage variation on delay for the 14T full adder.</table>

Journal of Electrical and Computer Engineering

Figure 9: Ultra-Low Leakage Arithmetic Circuits Using Symmetric and Asymmetric FinFETs 