Research Article
A Low-Complexity Decision Feedforward Equalizer Architecture for High-Speed Receivers on Highly Dispersive Channels
Table 4
Synthesis results for parallel DFFE architecture for -PAM and with 28 nm CMOS technology.
| |||||||||||||||||||||||||||||||||||||||||||||
The total number of cells and components normalized to the values of and . |