Journal of Electrical and Computer Engineering

Research Article

A Low Leakage Autonomous Data Retention Flip-Flop with Power Gating Technique

Figure 5

The operation timing of Memory-TG-FF.