Applying Partial Power-Gating to Direction-Sliced Network-on-Chip

Figure 1

Direction-sliced torus and mesh network.

(a) 2D torus

(b) 2D mesh