Applying Partial Power-Gating to Direction-Sliced Network-on-Chip

Figure 4

Routing deadlock in unidirectional torus (a) and unidirectional mesh (b), deadlock recovery diagram (c).

(a) Unidirectional torus

(b) Unidirectional mesh

(c) Deadlock recovery