Applying Partial Power-Gating to Direction-Sliced Network-on-Chip

Figure 5

Power state transition for gated slice.