Applying Partial Power-Gating to Direction-Sliced Network-on-Chip

Figure 8

Latency comparison in SPLASH simulation.

(a) Average latency in mesh

(b) Maximum latency in mesh

(c) Average latency in torus

(d) Maximum latency in torus